Efficient Hardware Architecture of \eta_T Pairing Accelerator Over Characteristic Three

Publication
IEEE Transactions on Very Large Scale Integration (VLSI) Systems